

**Silicon Valley Expert Witness Group, Inc.  
Consultant Curriculum Vitae**

**Clyde “Kip” M. Brown, Jr. P.E.**

---

**Expertise**

- Analog IC design
  - Mixed signal ASIC design
  - Low voltage CMOS & Bipolar
  - A-D converter design
  - SRAM & EPROM design
  - High-speed video RAM design
  - IC design tool development
  - Low noise op-amp design
  - High voltage mixed signal design
  - BiCMOS design manager
  - Hybrid design manager
  - Linear monolithic IC design
  - Electro-optical design
  - DSP u processor development
- 

**Professional Summary**

Mr. Brown has 37 years experience in the silicon industry. He is an engineer, an entrepreneur and a teacher. He was a founder of three “successful” start-up companies and taught graduate and undergraduate evening courses for 15 years.

Mr. Brown has provided litigation support in eight cases over the past 25 years including patent, trade secret, breach of contract, and product quality. He has generated numerous documents, been deposed and testified at Markman hearing, arbitration hearing, trial by Judge and trial by jury. He was also appointed as a neutral Referee by Santa Clara Superior court.

**Employment History**

From: 2003      **CMBJr Consulting Inc.**  
To: Present      Cupertino, CA  
Position: *Consultant*

- Litigation support / Expert witness
- Start up – organization, contacts and technology consultant
- Chip design – low voltage, mixed signal, smart power
- Foundry interface – process & design support, technology

**Silicon Valley Expert Witness Group, Inc.  
Consultant Curriculum Vitae**

- From: 1980      **The Engineering Consortium, Inc.**  
To: 2003      Santa Clara, CA  
Position: *President, CTO and Founder*
- Design and fabrication of mixed signal ASICs using CMOS, Bipolar, BiCMOS and DMOS technologies
  - Unique experience in low voltage CMOS and Bipolar applications including medical devices and hearing aids
  - On-chip optical sensors and sensor interfaces
  - Designed and developed circuitry used in over 30% of hearing aid market worldwide
  - Designed and developed full line of high voltage mixed signal “Smart Power” products (“Top 100 products” award)
- From: 1979      **U.C. Berkeley**  
To: 1993      Berkeley, CA  
Position: *Graduate Extension Instructor*  
Integrated Circuit design courses
- From: 1973      **Cogswell Polytechnical College**  
To: 1994      Sunnyvale, CA  
Position: *Instructor*  
Analog design courses
- From: 1987      **Micrel**  
To: 1988      Sunnyvale, CA  
Position: *Consultant / Design Manager*
- Smart Power Joint development (process and design)
  - Smart Power Gate array
  - Various Custom High voltage, mixed signal product designs
- From: 1983      **MOS Electronics (now Mosel Vitelic)**  
To: 1985      Sunnyvale, CA  
Position: *Founder and Director of Custom Integrated Circuits*
- Interfaced with venture, business and customer contracts, negotiated contracts
  - Developed a workstation based CAD/CAE technology
  - Assisted in the development of sub-micron SRAM and EPROM products
  - Designed high-speed video RAM DAC

**Silicon Valley Expert Witness Group, Inc.**  
**Consultant Curriculum Vitae**

From: 1980      **Fairchild Semiconductor Linear Division**  
To: 1983      Mountain View, CA  
Position: *Telecommunications Products Design Manager: Key Technologist*  
Major contributor to circuit design and Process development  
Programs including:

- Analog CMOS LSI telecom products,
- Switched capacitor filters and CODEC's,
- Data acquisition products,
- High voltage and standard linear bipolar products
- Silicon gate CMOS process development
- Bipolar-DMOS process test pattern
- Thin film and wafer level thin film laser trimming
- Library & auto place and route tool development

From: 1976      **Raytheon Semiconductor**  
To: 1980      Mountain View, CA  
Position: *Linear Design Manager and BiCMOS Design Manager*

- Set up and staffed a design team to pursue new product development including all aspects from conception through design and development
- Product introduction applications and sustaining support
- Key technical contributor to numerous products including: Low noise op amps, V/F converters, converter products, references, CMOS, BiCMOS process development and advanced bipolar device technology

From: 1978      **Sage Enterprises**  
To: 1979      Mountain View, CA  
Position: *Founder / Director of Engineering*  
Principal analog designer and manager of all engineering functions pertaining to new product development and the company's line of thermal impedance and "custom automatic parameter tester" products.

From: 1972      **Intersil, Inc,**  
To: 1976      Cupertino, CA  
Position: *Hybrid Design Manager*

- Engineering management
- Design responsibility for all hybrid and monolithic products in the "Hybrid" product line.
- Senior technical contributor responsible for design of numerous products including: CMOS thin film DAC, Bipolar-PMOS driver circuits, CMOS analog switches, dual slope A-D converter and bipolar amplifiers

## **Silicon Valley Expert Witness Group, Inc. Consultant Curriculum Vitae**

From: 1971      **Siliconix, Inc,**  
To: 1972      Santa Clara, CA  
Position: *Senior Design Engineer*  
Design custom and standard product linear monolithic IC's in bipolar, bipolar-PMOS and NMOS Processes.

From: 1968      **GTE Sylvania**  
To: 1971      Mountain View, CA  
Position: *Electro-Optics Device Engineer*  
System and circuit design responsibility for electro-optic projects (R&D, military and commercial)

### **Litigation Support Experience**

Date: 2006      Hunton & Williams LLP--- Energy Transportation Group, Inc.  
Case: C.A. NO. 05-422 (GMS) --- ETG v. Sonic, et all  
Project: Expert witness consulting in analog mixed signal design, Hearing Aid design and development, noise and feedback reduction, system integration and semiconductor device design, Markman Infringement and Validity reports, etc.  
Status: Trial completed.

Date: 2006      Sidley Austin LLP--- for Samsung SDI  
Case: CV05-8493-AG(SJHx)--- Samsung SDI vs. Matsushita  
Project: Expert witness consulting in analog mixed signal design, PDP Plasma displays and driving circuitry – Markman, Invalidity and non-infringement reports.  
Status: Settled before trial.

Date: 2005      Weil, Gotshal and Manges LLP --- for Thompson-CSF  
Case: ITC Inv. No. 337-TA-534 --- CSF v. BEN Q  
Project: Expert witness consulting in analog mixed signal, Video IF circuitry and semiconductor device design. Reverse Engineering, Infringement reports, deposition and trial testimony.  
Status: Settled during trial

Date: 2004-05      Kenyon & Kenyon -- For TSE  
Case: 2-03CV-007 TJW --- O2 Micro v Sumidia Corp. and TSE  
Project: Patent infringement; Markman, invalidity report, non-infringement, depositions and trial testimony  
Status: Trial completed

**Silicon Valley Expert Witness Group, Inc.  
Consultant Curriculum Vitae**

Date: 2003      Latham & Watkins – For NSC  
Case: CV 807339 --- ZF Micro Solutions Inc. v NSC and Does 1-100  
Litigation -Breach of contract, trade secret –Jury trial testimony  
Project: Expert witness consulting in analog mixed signal, microprocessor  
and semiconductor device design, project management.  
Status: Settled before retrial

Date: 2003-05      Wilson Sonsini Goodrich & Rosati – For MPS  
Case: CV-00-4071 (CW) (EDL) and CV-01-3995 (CW)  
O2 Micro International Ltd. v Monolithic Power Systems Inc.  
Project: Invalidity, Validity, Infringement and theft of Trade secret.  
Status: Trial completed

Date: 2003-04      Jenkins & Gilchrist – For STMicro  
Case: 4:02cv362 - STMicroelectronics, Inc. v. Broadcom Corp  
Project: Expert witness consulting in analog mixed signal and  
semiconductor device design, Patent litigation - Markman,  
Invalidity, Non-infringement, declarations and depositions.  
Status: Settled

Date: 1997-98      San Jose Superior Court  
Case: CV764261-National Semiconductor v. Allouche et al  
Project: Court appointed Neutral Referee. -- Theft of trade secrets --  
Identify secrets, report to court, monitor defendants for 1 year.  
Status: Closed

Date: 1985      Cooley Godward, LLP – For Systron Donner  
Case: Systron Donner v. BEI (Arbitration)  
Project: Expert witness consulting in analog mixed signal and  
semiconductor device design. Breach of contract / IP ownership  
Status: Settled

**Patents**

<u>Patent Number</u>	<u>Date Issued</u>	<u>Title</u>
6,462,929	2000	Battery polarity insensitive integrated circuit amplifier – battery reversal including substrate bias
6,448,852	2000	Battery polarity insensitive integrated circuit amplifier – voltage multiplied gate drive for enhanced output impedance
6,445,233	1999	Multiple time constant rectifier apparatus and method
6,307,490	1999	Digital to analog converter trim apparatus and method – compensation for process related tolerance errors
6,157,252	1998	Battery polarity insensitive integrated circuit amplifier – single battery power amplifier with enhanced drive and battery reversal
5,131,046	1992	High fidelity hearing aid amplifier

**Silicon Valley Expert Witness Group, Inc.  
Consultant Curriculum Vitae**

5,034,346	1991	Method for forming shorting contact for semiconductor which allows for relaxed alignment tolerance
4,951,101	1990	Diamond shorting contacts for semiconductors – DMOS device
4,308,467	1981	Electronic circuitry – Improved DAC matching
4,224,631	1980	Semiconductor voltage reference device – Subsurface Zener

**Education**

<u>Year</u>	<u>College/University</u>	<u>Degree</u>
2001	Harvard University	OPM Executive MBA
1974	University of Santa Clara and Stanford University	Postgraduate studies in Integrated Circuit Design and Semiconductors
1968	Portland State University	MS, Applied Science / Electronics (Research thesis at Oregon Graduate Center)
1967	Portland State University	BS, Applied Science (Electronics)

**Professional Associations**

- Member, NSPE/CSPE
- Member, IEEE
- Member, IMAPS (Past Chapter President)
- American Academy of Audiology
- International Hearing Society

---

---

**Silicon Valley Expert Witness Group, Inc.**

Mountain View, CA  
(650) 917-0700

Dallas, TX  
(214) 575-4600

Washington, DC  
(202) 842-5030

E-mail: [info@svewg.com](mailto:info@svewg.com)